说明:
此信息由前程无忧审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧核实,并请同时联系本站处理该转载信息。
Responsibility: Validate EDA software in ASIC design flow;Responsible for developing, applying, and maintaining quality standards for complex EDA software system;Develops and executes EDA software test plans;Analyzes and writes test standards and procedures;In charge of Customer Acceptance Test.Requirement: The candidate should have basic knowledge of HDL(Verilog preferred) and microelectronics. Knowledge of IC DESIGN flow is highly preferable;Previous experience of ASIC design (Cadence/Synopsys/Magma platforms) is highly preferable;Candidate must possess good Chinese and English communication skills;Candidate must have demonstrated strong problem solving skills, ability to work on large software systems;Highly motivated and passion to work is required. Detail focusing, performance oriented;Major in EE/CS, and all level of experiences are welcomed. MS is preferred.