欢迎来到应届生求职网-中国领先的大学生求职网站

Current opennings in C2 Microsystems

(全职,发布于2007-11-29) 相关搜索
  • 工作地点:北京
  • 职位:Current opennings in C2 Microsystems
  • 信息来源:新水木BBS
说明:

此信息由新水木BBS审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者新水木BBS核实,并请同时联系本站处理该转载信息。

标 题: Current opennings in C2 Microsystems
发信站: 水木社区 (Thu Nov 29 11:10:30 2007), 站内

Company Summary

* C2 Microsystems is a fabless semiconductor company with offices in San Jose, Beijing and Taipei. We design and develop high-performance multimedia semiconductor solutions for the consumer electronics market.

1. Logic Design/Verification Engineer
Job Responsibility

* Work in a small, tight-knit advanced technology team where you will help architecture design, micro-architecture design, and verification for new video compression and video processing products

Job Requirements:

* Knowledge of video compression standards like MPEG-2, H.264/AVC and WMV/VC1
* Solid foundation in signal, image, and video processing, including deinterlacing, scaling, filtering, telecine detection, etc…
* HW architecture and micro-architecture design, modeling and verification
experience
* Familiar with C, Verilog HDL, Vera, System Verilog, SystemC, Synopsys EDA tools VCS
* Familiar with cmodeling, GCC and GDB
* Strong communication and teamwork skills
* BS or MS in CS, EE or equivalent
* 2+ years of experience



2. Video Codec C-model engineer
Job Responsibility
* Work in a small, tight-knit advanced technology team where you will help
architecture design, micro-architecture design, and verification for new
video compression and video processing products.

Job Requirements:
* Knowledge of video compression standards like MPEG-2, MPEG-4, H.264, VC1, AVS, etc.
* Solid foundation in signal, image, and video processing, including deinterlacing, scaling, filtering, telecine detection, etc…
* Experience with video codec implementation.


* C/C++/Perl/Python programming skills
* GDB/GCC experiences preferred

* HW architecture and micro-architecture design, modeling and verification
experience preferred
* Verilog HDL, Vera, System Verilog, SystemC, Synopsys EDA tools VCS experience
preferred
* Strong communication and teamwork skills
* BS or MS in CS, EE or equivalent
* 2+ years of experience

Email: hbyu@

--

1;34 来源:·水木社区 ·[FROM: 203.95.107.*]


过去,我曾经接触过世界上许多大人物,但我从没见过被人叱责之后,比被人称赞之后,更能把事情做好的人。 [查尔斯?休瓦夫]
www.yingjiesheng.com@