说明:
此信息由新水木BBS审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者新水木BBS核实,并请同时联系本站处理该转载信息。
标 题: 威盛期待你的加盟!实习生若干职位招聘进行!
发信站: 水木社区 (Mon Apr 28 11:06:27 2008), 站内
目前威盛正在招聘实习研发类职位:
Software Engineer (Intern)\Logic5 Verification Engineer\Logic3 Verification Engineer三个职位,详见下面职位信息.
1)投递简历,请关注:
邮件标题:请以应聘+"职位名称"邮件名称(否则系统自动滤掉)
职位投递信箱:hrbj_3@
工作地点:清华科技园威盛大厦
仅招收北京院校在校学生。外地院校请勿投递.
2)通过实习,您可获得收益:
:)具备一流水准的软硬件工作环境,实际的项目锻炼,资深工程师的实际指导。
:)一份具有实习评价的威盛实习证明书。
:)实习期内表现优秀者,毕业后将直接成为威盛正式员工。
:)员工人身意外保险以及健身等丰富员工活动及社团活动。
:)业内有竞争力的薪酬等等。
职位1:
Software Engineer (Intern)
招聘人数:若干
【Responsibilities】
1. Deliver New Business Software; include Design, Coding, Debugging, Testing, and document;
2. Survey technology and be the specialist;
3. Fix bugs and find root cause;
4. Keep Team’s production to a safe place; include technical resources, technical specs, document, source code, tools, and software and so on;
5. Report the status of work;
6. Study technology and give training;
7. Other.
【Requirements】
1. C, C++ background ;( Must)
2. Asm language background ;( Option)
3. Be familiar with ARM architecture ;( Option)
4. Be familiar with 51 architecture ;( Option)
5. Windows Application design experience ;( Option)
6. Windows Driver design experience ;( Option)
7. Mobile software Design experience ;( Option)
8. M.S in Computer Science or Electrical Engineering;
9. Available for at least four months and four days a week.
10.Graduate students who will graduate in 2009 are preferred.
----------------------------------------------------------------------------
职位2:
Logic5 Verification Engineer
招聘人数:若干
【部门】logic5
【工作内容】
logic design verification
【任职要求】
1. M.S/B.S in Computer Science or Electrical Engineering
2. Digital design or verification experience in IC or FPGA
3. Familiar with Verilog HDL, VIM, makefile, Familiar with Linux.
4.Available for at least four months and four days a week.
5. Graduate students who will graduate in 2009 are preferred.
----------------------------------------------------------------------------
职位3:
Logic3 Verification Engineer
招聘人数:若干
【Responsibilities】
Logic design verifications.
【Requirements】
1. M.S/B.S in Computer Science or Electrical Engineering
2. Digital design or verification experience in IC or FPGA
3. Available for at least six months and four days a week.
4. Graduate students who will graduate in 2009 are preferred.
威盛期待你们的加入,等你奥!
--
32 来源:·水木社区
ne***net[点击查看]·[FROM: 152.104.150.*]