说明:
此信息由新水木BBS审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者新水木BBS核实,并请同时联系本站处理该转载信息。
标 题: Freescale半导体招聘信息(4个职位)
发信站: 水木社区 (Wed May 7 13:07:01 2008), 站内
如有兴趣请发简历至r63943@
,并说明目标职位。谢谢!
Device Modeling Engineer
Department Description
The team is part of the Freescale global device modeling group, focus on device Spice modeling of Fresscale technologies, such as SMARTMOS, CMOS, etc.
Scope of Responsibilities/Expectations
Job description:
- Develop Spice model of mosfet, resistor, capacitor, diode, bjt, etc.
- Provide support to designers on model application and trouble shooting
Specific Knowledge/Skills
- Master degree or above in microelectronics or semiconductor
- Good knowledge of BSIM and expercience of Spice modeling
- Good skill of device parameter extraction and device model validation
- knowledge of modeling methodology for deep sub-micron device and further
- Better to have the experience of semiconductor device, process or circuit design
- Better to have the knowledge of device measurement methodolgy and data analysis
- Skill of common EDA tools for circuit design and device simulation.
- Skill of Unix and progamming (Perl, C, etc.)
- Fluent oral and written English
Device CAE Engineer
Department Description
The hiring department focus on semiconductor device modeling and loop-closure report support.
Scope of Responsibilities/Expectations
- Monitor and analyze on-going process data and provide loop-closure report to fab, device team and modeling team
- Assist related teams on process optimization and device model improvement
Specific Knowledge/Skills
- Master degree in microelectronics or semiconductor
- Knowledge of semiconductor device, process, manufacture, device measurement, statistic analysis methodology
- Skills of common software tools for circuit design and device simulation
- Skills of Unix/Linux and progamming (Perl, C, etc.)
- Fluent oral and written English
- 2-3 years working experience on semiconductor or IC is preferred
ESD Modeling Engineer
Department Description
TSO process technology Design Enablement: Modeling and Characterizing device for FSL technologies to creat quality PDK supporting product development
Scope of Responsibilities/Expectations
The individual in this position will support ESD/IO clamp library development and product designers with ESD-robust I/O solutions to meet product specific applications for HBM, MM and CDM specifications. The job will involve support of VerilogA/Spice modeling of new ESD device structures for each new generation of process technology, characterize structures for ESD performance and create device models for spice library. It will also require use of Cadence tool to create schematics and layout for LVS verification of new clamp models. The person must have strong programming skills to automate qualification flow of spice models. Must be a team player to improve understanding of device behavior in different ESD/EOS environments.
Specific Knowledge/Skills
- Ph.D. degree or MS degree in microelectronics
- Strong device physics background, working knowledge of semiconductor device fabrication processes, and a background in modeling technique
- Basic knowledge of device modeling, verilogA and simulation using such tools as SPICE, ICCAP and TCAD
- Familiarity with UNIX environment. Better to have some circuit design experience
- Good English communication skill
Signal Isolation Engineer
Department Description
modeling and esd solution for fsl technologies
Scope of Responsibilities/Expectations
1) substrate model library development
2) substrate noise simulation and verification
3) Noise Measurement setup and execution
4) circuit analysis with regarding to substrate noise impact
5) Subatrate noise reduction/isolation techniques study
Specific Knowledge/Skills
Requires a masters degree as a minimum
Masters candidates should have some (>1 yr) working experience in a device physics or circuit design releated field. A PHD candidate fresh-out from University will also be considered.
1) Strong semiconductor physics, device physics, process knowledge
2) Circuit design and analysis, Mixed signal &RF background
3) Cadence layout, verification, spectre simulation
4) device and circuit measurement
如有兴趣请发简历至r63943@
,并说明目标职位。谢谢!
--
37 来源:·水木社区
ne***net[点击查看]·[FROM: 123.151.195.*]