
此信息由西安交通大学审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者西安交通大学核实,并请同时联系本站处理该转载信息。
无锡网芯科技有限公司
无锡网芯科技有限公司成立于2009年1月,是一家主要从事集成电路及计算机软件的设计、测试和销售的公
司。公司是由多名在美国从事芯片研发的资深芯片工程师及国内众多资深工程师共同组成的最具竞争力的核心群体。
我公司主要致力于网络芯片研发,技术力量雄厚,使用先进的工艺创造高速,安全的新一代网络。我们是一支具备丰富知识与丰厚经验的高素质团队。在全体研发工作者中,本科学历
占51.2%,硕士学历占48.8%。
公司发展至今,已获得ISO27001体系认证、软件企业认定证书、集成电路设计企业认定证书、多项发明专利等一系列成就。
严格、规范的质量控制体系是我们的保障;
雄厚的科研技术力量是我们的核心;
良好的中西结合的企业文化是我们的特色;
健全的人才激励机制是我们发展的不竭动力;
国际一流IC企业是我们永恒的目标与追求。
联系方式:
地址:江苏省无锡市新区长江路21-1号国家集成电路设计园1101室
电话:0510-81190167
传真:0510-81190165
邮箱:jobs@
(All positions are for Wuxi location)
Job Title: Analog IC Design Engineer
Academic achievements: MSEE or above
Job Description:
· Design CMOS analog/mixed signal circuit under supervise of senior engineer
· Help senior design engineer on simulation and verification
· Help on product lab evaluation and debug
Requirements:
· Minimum: MSEE specialize in analog/mixed signal CMOS circuit design
· Solid background in CMOS analog circuit theory, analysis and design approach
· Familiar with analog building blocks such as opamp, bandgap reference, current mirror, etc. Some knowledge on high speed communication circuit is preferred
· Familiar with Cadence circuit design, simulation and layout tools
· Good communication skill and proficient in English
Job Title: ASIC Design Engineer
Academic achievements: MSEE/MSCE or above, BS with project experience
Job Description:
· Design high speed CMOS data communication PHY circuit including PCS, control, BIST, JTAG and chip integration
· Verilog coding, synthesis and timing closure
· Help senior design engineer on verification from block level to chip level
· Help on PHY chip lab evaluation, test and debug
Requirements:
· Minimum: MSEE/MSCE specialize in CMOS ASIC design
· Capable of working independently and being a team player
· Good communication skill and proficient in English
· Experience in multi-Gbps PHY design is a plus