
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Responsibilities 岗位职责:
-Main resposible on IP level, subsystem level and SoC level verification for connectivity MCU, MPU which targets IoT application. Define and execute verification plan with full functional coverage.
-Support the IP and SoC design, architecture definition.
-Work on mixed signal simualtion on IP level,Sub- system level and SoC level.
-Work on transistor level spice simulation for the SoC.
-Join mix-signal verification methodology innovation.
Requirements 任职要求:
-Bachelor or master degree, majoring in microeletronics, electronic engineering , computer science or relevant disciplines.
-Good language skill in English, passed CET-6.
-Have knowledge about EDA simulation and synthesis tool as well as VLSI design flow.
-Good knowledge in Verilog, VHDL, System Verilog, and script language.
-Good knowledge in RTL code style, full synchronous design style, and knowledge of Design-for-Test (DFT) is a plus.
-Basic knowledge of analog design and transistor level simulation.
-Have used Unix/Linux system and EDA tool from Cadence, Synopsis, Mentor digital and/or analog development.
-Have knowledge about computer architecture, 8bit, 16bit or 32bit Micro-controller or Micro-processer is a plus.
-Prefer know-how of ARM or AHB bus system.
-Prefer experience of formal verification with property scheme, for example SVA (System Verilog Assertion).
-Have knowledge of analog and mixed signal simulation is a plus.
-Have knowledge of Communication, DSP and RF is a plus