欢迎来到应届生求职网-中国领先的大学生求职网站

[北京]格罗方德半导体科技(上海)有限公司2018招聘

(全职,发布于2017-11-21) 相关搜索
  • 工作地点:北京
  • 职位:
  • 信息来源:天津大学
说明:

此信息由天津大学审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者天津大学核实,并请同时联系本站处理该转载信息。

在招聘过程中,单位若要求提前培训、收取或贷款缴纳培训及其他费用、其他不合理要求时,应慎重考虑并及时向学院或就业指导中心反映。

r r

就业指导中心电话:卫津路校区022-83613600;

r r

北洋园校区27401081/27405214转8000、8001

r r

 

r r

 (Logic) Logic Design and Verification Engineer

r r

Location: Beijing

r r

Responsibilities:

r r

GLOBALFOUNDRIES IC Design Engineer will be working on most cutting-edge SoC (System on a Chip), ASIC, Digital, Mixed-Signal or Memory IP development for GLOBALFOUNDRIES WW clients. By employing the industry leading tools, methodology, and world-class semiconductor technologies ranging from 22nm, 14/12nm to 7nm and beyond, you will have the opportunities to participate in the delivery of various end-to-end silicon solutions, including architecture design and performance assessment, front-end logic design and verification, back-end implementation and optimization, a variety of IP development, methodology development and deployment, as well as chip hardware validation and support.

r r

 

r r

Requirements:

r r

1. EE/CS or equivalent background in digital, analog or mixed-signal IC design related areas.

r r

2. Research and development experience in one or more of the following skill areas:

r r
    r
  1. Architectural design, assessment, and optimization
  2. r
r r
    r
  1. Proficient in Verilog/VHDL, and well conversant with programming and scripting languages
  2. r
  3. Digital logic design and verification on the basis of the target system/IP specification
  4. r
  5. SoC design methodology: Knowledge of SoC integration, modeling, verification and simulation at different abstract levels
  6. r
  7. ASIC back-end design methodology: Knowledge of synthesis, timing, DFT, floorplanning, physical design, signal/power integrity, packaging, and other back-end activities
  8. r
  9. Analog or mixed-signal circuit design, validation, implementation and test on Bulk CMOS, FinFET, or SOI technologies
  10. r
  11. Electronic Design Automation algorithm, tool, and methodology development
  12. r
r r

3. Research and development experience in one or more of the following application domains, will be a plus:

r r
    r
  1. Communication, Wired and Wireless Networking
  2. r
  3. Edge Computing, Artificial Intelligence, Machine Learning
  4. r
  5. Data Center, High Performance Computing, Storage
  6. r
  7. Mobile, Automotive, Internet of Things (IoT)
  8. r
  9. Other emerging technology and industry areas
  10. r
r r

4. Good English and communication skills, and willingness to work with a global culture team. Skill of other languages will be a plus.

r r

5. Good learning competency and be able to work in diverse areas in a dynamic environment.

r r

How to Apply:

r r

In order to improve the efficiency of resume screening, please pay attention to the format of application:

r r

Please email your Chinese and English resume in ONE MSWord or PDF file with your name (in Chinese) as the file name to China.careers@ with email subject as “___<1st Position Option>_<2nd Position Option>”, e.g. 张三_北京大学_北京_Logic_Backend.