- 工作地点：北京
- 职位：Digital Engineer 数字工程师
- 信息来源：天津工业大学
说明：
此信息由天津工业大学审核并发布（查看原发布网址），应届生求职网转载该信息只是出于传递更多就业招聘信息，促进大学生就业的目的。如您对此转载信息有疑义，请与原信息发布者天津工业大学核实，并请同时联系本站处理该转载信息。
| 招聘企业： | june.zhu@ |
| 职位名称： | Digital Engineer 数字工程师 |
| 发布时间： | 2018-01-19 |
| 招聘人数： | 1人 |
| 工作地域： | 北京市 |
| 职位类别： | 工程技术人员 |
| 学历要求： | 硕士研究生 |
| 工资待遇： | 10000以上 |
| 专业要求： | |
| 微电子/集成电路设计/电子工程等相关专业 | |
| 职位描述： | |
Job Summary: We are looking for a highly motivated individual interested in gaining experience with our digital design team. This team is responsible for developing digital functions for our mobile solutions products. These products serve a variety of needs in the mobile system including battery management, communications interfaces, and power conversion. This is a great opportunity for someone who is interested in developing their skills across the entire spectrum of digital design activities including RTL design, verification, logic synthesis, and physical design.
Performance Objectives: The successful candidate will: ● Perform digital design work across all aspects of the design flow from RTL to GDS. ● Team with senior design engineers to conceive and implement innovative design solutions ● Perform verification planning and execute both digital and AMS verification ● Develop synthesis constraints and perform logic synthesis ● Perform physical design
Requirements: ● BSEE or BSCE required, Masters degree preferred ● 0 years of professional experience. ● Solid understanding of logic and logic design ● Proficiency with the Unix operating system and scripting ● Candidate must demonstrate ability to work on a team toward a successful project outcome ● Experience with Cadence design tools is a plus ● Team leadership experience preferred ● Knowledge in the areas of Verilog RTL design, object oriented programming, logic synthesis, FPGA, or microcomputer architecture is highly desirable |
|
