
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Description
- Logic synthesis: including std. cell mapping, timing, power, and area optimization.
- Physical implementation: including floorplan, power routing, placement, clock tree synthesis, routing, si fixing, drc fixing, timing closure, dfm, Flip Chip Routing ...etc.
- Physical verification: including low power check, timing analysis, timing eco, xtalk analysis, power analysis, ESD analysis,
EM analysis, DRC check, LVS check, ANT check, ERC check ...etc.
- Tapeout: timing signoff, power signoff, design tapeout... etc.
Qualifications
- MS in ME/EE/CS, major in VLSI, logic design. Good GPA required.
- Hands-on experience in coding/circuit design or physical design is preferred.
- Detail oriented, self-motivated and team player. Good verbal and written communication skills.
- At least four days a week work in office.
- To qualify for the job, you should have some or all of the following technical background:
a. Working knowledge of Digital Circuit, such as CMOS principle, combinational
And sequential gate circuit, Layout and IC manufacture flow.
b. Working knowledge of HDL, such as Verilog, VHDL and reading them easily.
c. IC design methodologies using design automation EDA tools, ASIC design flow, and deep sub-micron technology.
d. Familiarization with scripting programming (Tcl, Shell or Perl) is preferred.
e. Known any of the EDA tools listed below:
i. Synopsys: DC, ICC, PT, StartRC…
ii. Cadence: RC, EDI, INNOVUS, TEMPUS, QRC…
iii. Mentor: Calibre…