
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Job Description
Candidates will be involved in the whole ASIC design flow from RTL coding through P&R support, which includes logic design, DFT planning and implementation, logic synthesis, power optimization, static timing analysis and sign-off. Candidates will work with architecturer to implement different switch feature, and work with verification engineer to debug the failed case. Candidates will also work closely with analog design teams on IP integration, with P&R engineers on chip floor planning and timing optimization, and with product/test engineers on ATE tests. Work closely with frontend and backend design teams, as well as test engineers. Participate in logic design in SOHO switch/PHY chips and ASICs. Perform logic synthesis, floor planning, timing analysis and timing signoff for chip tapeout. Work on DFT designs including MBIST, EDT, OCC, JTAG. Run Mentor and Synopsys tools to create and verify ATPG patterns. Work with test engineers to build up and debug test programs.
Job Requirement
-Master degree
-Hand-on experience in RTL design
-Experience in running EDA tools of simulation, synthesis, timing analysis and formal verification
-Solid knowledge and background in ASIC development
-Good communication skills