
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Responsibilities:
- Responsible for developing chip top level/block level layout for automotive and power management IC parts. This includes floor planning in product definition phase, power routing, block layout design, physical size optimization, and layout verification on DRC/LVS, post layout extraction and other tasks.
- Must have strong expertise in IC layout design skills and device physics, including knowledge of critical cell/device layout, current density calculation, multiple voltage domain design and parasitic analysis.
- Interfacing with digital designer on place and routing, and integrate analog/digital block level layouts.
- File patents, publish papers or technical articles and to maintain awareness of current technical developments.
- Interact globally and locally with customers, design partners, product, test and packaging engineers, program management, quality, and business teams.
Requirements:
- Candidate needs to hold a minimum of a B.S. degree in electrical engineering. Must have experience of block level layout design/verification.
- Must have expertise in CMOS process and have sound knowledge of MOSFET/Bipolar/passive device physics.