- 工作地点：上海
- 职位：物理设计工程师
- 信息来源：南开大学
说明：
此信息由南开大学审核并发布（查看原发布网址），应届生求职网转载该信息只是出于传递更多就业招聘信息，促进大学生就业的目的。如您对此转载信息有疑义，请与原信息发布者南开大学核实，并请同时联系本站处理该转载信息。
10000元以上
Physical Design Engineer
美满电子科技（南京）有限公司发布时间：2018-11-21浏览量：4
- 工作地域：上海市
- 职位类别：科学研究人员
- 学历要求：硕士研究生
- 招聘人数：若干人
专业要求：
微电子，电子，软件，工艺均可
职位描述：
Job Description
IC design implementation from RTL to netlist including synthesis, timing constraint composing, timing ECO, design for test
IC physical implementation from netlist to GDSII, including floorplanning, power grid implementation, place and route, clock tree synthesis, timing ECO, design closure
IC design verification including timing analysis, timing signoff, formal verification and low power verification.
IC physical verification including physical verification, crosstalk analysis, power analysis, ESD analysis, EM analysis.
Program development in TCL or Perl to improve productivity.
You will have the opportunity to develop 16nm/12nm/7nm IC implementation flow for the most advance technology.
As a member of central IC design team, you will play an important role to assist multiple Marvell’s business unit with challenge of different physical design jobs.
Qualification
BS/MS in ME, EE or CS.
Some experience and knowledge on process, parameters, synthesis, timing analysis, placement, routing, CTS, SI, power calculation, custom layout, timing analysis, DRC/LVS.
Familiar with Verilog HDL, Spice;
Programming-minded, expert on using Makefile/Tcl/Perl to improve efficiency and streamline process;
Can Support complex physical verification, power signoff, flip-chip and physical implementation of large scale design with advanced low power feature independently. Support the flow development of new technology, methodology.
Positive, active, self-motivated team worker, good verbal and written skills in English;
Real tape-out experience is a good plus;
DFT, synthesis, formal related experiences is a good plus;
Experiences on Cadence, Synopsys, Mentor and etc. EDA tools is a good plus.
简历投递jiangrr@
