IBM招聘：ASIC/Back-End Design Engineer

标 题: IBM招聘：ASIC/Back-End Design Engineer
发信站: 水木社区 (Mon Jun 30 21:47:35 2008), 站内

Job Scopes & Responsibilities:
IBM ASIC/back-end design engineer is resposible for physical implementation of very large scale CMOS SoC/ASIC design from netlist handover to GDS tapeout, based on IBM 90nm, 65nm, 45nm and beyond technology with IBM/industry leading EDA tools. The work scope includes one or more of following areas:
- Supporting customer on IBM IP core usage, IO selection and netlist preparation/synthesis.
- Working with customer to define physical implementation strategies including logic partition, design planning, etc.
- Top level insertion and netlist processing, including IO assignment/insertion, JTAG structure building, scan chain & BIST insertion, etc.
- DFT verification and formal verification
- Timing assertions/constraints specification and verification, STA analysis and design timing closure;
- Physical design, floorplanning, I/O planning, physical synthesis, clock tree generation and tuning, place &route;
- Physical verification and reliability verification;
- ASIC package design, image(power bus) creating and verification
- On chip and package power bus analysis, chip and system cominbational SI/PI analysis.
- Design signoff
- Coordinating with other IBM function teams to support the related problem solving during SoC/ASIC design execution.
The candidate would also have future extended responsibility participating in the design planning and sizing for the advanced ASIC/SoC chips, and development, deployment and other application engineering support of the design methodology.

Job Requirements:
1. CS/EE related background in digital chip design areas
2. Industry experience (1-2 years as entry level, more is preferable) in CMOS SoC/ASIC physical architecture implementation ("back-end" design)
3. Proficient with relevant EDA tools/flows such as Synopsys, Cadence and Mentor, etc. Experience in IBM ASIC tools/flow will be a significant plus.
4. Good grasp of Verilog/VHDL, and Perl/TCL scripts in Linux/Unix environment. C/C++ programming will be a plus.
5. Solid knowledge and industry experience in one or more of the following areas:
- Design floorplanning and partitioning
- Logic synthesis, design for test, and I/O assignment
- High level clock design, clocking and routing optimization
- Timing/Signal integrity analysis and closure
- Physical synthesis, place and route, physical design optimization
- Physical extraction, verification and reliability verification
- Package/system design, SI/PI analysis
- Multiple layer(4+) PCB layout, Cadence layout/SI tool and Hspice
- ASIC design release/signoff
6. Logic design and verification background will be a plus
7. EDA tools/flows application engineering background will be a plus
8. Relevant domain knowledge in telecommunication and/or digital media products will be a significant plus
9. Good communication skill in both English and Mandarin.
10. Strong teamwork sense, and self-motivation is required.
11. Strong technical leadership will be important consideration for senior positions.

If you have interest , pls mail to: gongqiong.li@

--

1;35 来源:·水木社区 ·[FROM: 58.33.39.*]