
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Department: Networking
Job Description
ASIC design verification engineer responsible for the verification and evaluation of digital circuits in high-speed data communication ICs. The candidate will be involved in verification plan development, test environment setup, modeling, testcase development and execution. He/She will be responsible for block and /or chip level verification.
Job Requirement
MS in EE or CE with VLSI emphasis. Graduate from reputable university with competitive GPA or class ranking. Graduate course work in VLSI design, digital circuit theory, logic design or computer architecture. Exposure to graduate school projects in ASIC design or verification.
Must be proficient in the following skills:
Fundamental concepts in digital logic design
Understand ASIC verification flows and methodologies
Verilog and SystemVerilog/SystemC/Vera
Strong Perl and Tcl scripting
UNIX Shell scripting (Csh, Bash)
Highly desirable skills:
Formal verification
Low power design
MATLAB and C/C++ based system simulation and evaluation
DSP function hardware implementation knowledge
Good personal communication skills and team working spirit. Hardworking and motivated to be part of a highly competent design team.