
此信息由前程无忧(51JOB)审核并发布(查看原发布网址),应届生求职网转载该信息只是出于传递更多就业招聘信息,促进大学生就业的目的。如您对此转载信息有疑义,请与原信息发布者前程无忧(51JOB)核实,并请同时联系本站处理该转载信息。
Responsibilities:
- Work closely with SoC team (architechts, logic designers, etc) for chip/block level physical designs.
- Responsible for low power SoC design with embedded analog, memories, and RF IP blocks.
- Chip and block level low power definition, RTL synthesis, logic/power equivalent check, clock tree synthesis, P&R, STA/timing noise closure, etc.
- Responsible for die size estimation, power distribution planning, floor-plan and power (static and dynamic) analysis.
- Responsible for chip-finishing, DFM, DRC/LVS physical verification.
Requirements:
- Bachelor, Master or above on Electronics, Communications, Microelectronics Engineering, Computer Science or related majors.
- Prefer to have basic experience in IC physical implementation.
- Experience using backend EDA tools; i.e. Cadence Virtuoso/RC/Innovus/Tempus,Synopsys DC/ICC/PT, Mentor Calibre etc is a plus.
- Relevant experience in the area of digital circuit design is a plus.
- Good knowledge of C/C++, Perl/TCL. Script in Linux/Unix environment is a plus.
- Good language skill in English. Passed CET- 6.